

09-22-00

EK287384721US

9/21/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. AUS9-2000-0436-US1

Assistant Commissioner for Patents
Washington, D.C. 20231

JC511 U.S. PTO
09/671513
09/21/00

Sir:

Transmitted herewith for filing is the patent application of Inventor(s):

STEVEN ROBERT FARAGO
ROBERT JAMES RAMIREZ
KENNETH LEE WRIGHT

For: **BI-DIRECTIONAL STACK IN A LINEAR MEMORY ARRAY**

Enclosed are also:

14 Pages of Specification including an Abstract
 5 Pages of Claims
 8 Sheet(s) of Drawings
 A Declaration and Power of Attorney
 Form PTO 1595 and assignment of the invention to IBM Corporation

CLAIMS AS FILED

FOR	Number Filed	Number Extra	Rate	Basic Fee (\$690)
Total Claims	25	-20 = 5	X \$ 18	= \$ 90.00
Independent Claims	4	-3 = 1	X \$ 78	= \$ 78.00
Multiple Dependent Claims	0		X \$260	= \$ 00.00
Total Filing Fee				= \$ 858.00

Please charge \$858.00 to IBM Corporation, Deposit Account No. 09-0447.
 The Commissioner is hereby authorized to charge payment of the following fees associated with the communication or credit any over payment to IBM Corporation, Deposit Account No. 09-0447. A duplicate copy of this sheet is enclosed.
 Any additional filing fees required under 37CFR § 1.16.
 Any patent application processing fees under 37CFR § 1.17.

Respectfully,

Casimer K. Salys

Reg. No. 28,900

Intellectual Property Law Dept.

IBM Corporation

11400 Burnet Road 4054

Austin, Texas 75758

Telephone: (512) 823-0092

Docket No. AUS9-2000-0436-US1

BI-DIRECTIONAL STACK IN A LINEAR MEMORY ARRAY

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is related to the following applications which are

5 assigned to the same assignee and filed on the same date as the present application, and
are hereby incorporated herein by reference:

“Split Bi-directional Stack in a Linear Memory Array,” Docket Number
AUS9-2000-0490-US1; and

“Proportionally Growing Stack in a Linear Memory Array,” Docket Number
10 AUS9-2000-0491-US1.

BACKGROUND OF THE INVENTION

1. Technical Field:

The present invention is related generally to an improved data processing
15 system and, more particularly, to an improved first in last out data structure within a
memory array.

2. Description of Related Art:

A stack or First In Last Out (FILO) data structure is used in many computer
applications. Often multiple stacks are needed in a single application and they are
20 added on an as needed basis because, at the beginning of the application, it is not known
how many stacks will be needed. Since memory in computer systems is arranged as a
linear array, the application will have some segment of this linear array that it will use to
place multiple stacks. The way stacks are traditionally implemented is with a base and
head pointer. A stack with five elements growing to the right is shown in Figure 1A.
25 Figure 1B shows the same stack as in Figure 1A with 10 elements. Figure 2A depicts a

Docket No. AUS9-2000-0436-US1

stack with five elements that grows to the left. As more elements are added to the stack, the head moves in memory to the left as depicted in Figure 2B where the head has moved to element 9.

In an application, the first stack is chosen to be either a right or a left growing stack and is placed at the opposite end of the linear array from the direction of stack growth. Thus, if the first stack is a right growing stack, then the first element in the stack is placed at the left end of the memory array. For this discussion, assume that a right growing stack is chosen first. If an additional stack is then needed, the additional stack is chosen to be a left growing stack and is placed in the right of the array. Thus, 10 we end with the situation depicted in Figure 3 where the first stack 302 is a right growing stack placed at the left end of the memory array 300 and the second stack 304 is a left growing stack placed at the right end of the memory array 300.

In the case depicted in Figure 3, in which two stacks are placed at opposite ends of the memory array 300, each stack 302-304 may grow until it hits the opposite stack 15 coming from the opposite direction (which is referred to as a collision). This case is considered to be very efficient because, if all the stacks 302-304 grow at the same rate, all memory within the memory array 300 will be consumed before a collision. However, if a third stack is needed, a dilemma is encountered. The third stack can be placed in the middle of the first two stacks as depicted in Figure 4, thus leaving room 20 for a fourth stack. However, if the application does not need a fourth stack, stack #3 402 will collide with stack #2 304 long before stack #1 302 has used all its space.

It has been shown that with this method of laying out stacks, even numbers of 25 stacks are more efficient at using the given memory array space than odd numbers of stacks. Thus, if the application happens to favor an odd number of stacks, the application will not use memory efficiently. Therefore, a method of organizing stacks within a memory array that utilizes available memory space more efficiently for both odd and even numbers of stacks is desirable.

Docket No. AUS9-2000-0436-US1

SUMMARY OF THE INVENTION

The present invention provides a method for placing and removing data elements into a bi-directionally growing first in last out data structure. In one embodiment, in response to a request to place a data element into the data structure, a 5 head pointer is advanced one memory location in a direction indicated by a state of a direction flag. The new data element is placed into the memory location indicated by the head pointer. The position of the head pointer and the base pointer are swapped in preparation for receiving a new data element and the state of the direction flag is reversed to indicate growth of the data structure in the opposite direction. In response to 10 a request to remove a data element from the data structure, the head and base pointers are swapped and the state of the direction flag is reversed. The element indicated by the location pointed to by the head pointer is removed and the head pointer retreats one memory location position in a direction opposite the direction indicated by the direction flag.

15

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the 20 following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figures 1A-1B depict stacks with five and ten elements respectively that grow to the right in accordance with the prior art;

25 Figures 2A-2B depict a stacks with five and ten elements respectively that grow to the left in accordance with the prior art;

Figure 3 depicts a prior art memory array containing two stacks at opposite ends of the memory array wherein each stack may grow until it hits the opposite stack coming from the opposite direction;

AUS9-2000-0436-US1

Docket No. AUS9-2000-0436-US1

Figure 4 depicts a prior art memory array containing three stacks;

Figure 5 depicts a block diagram of a data processing system in which the present invention may be implemented;

Figures 6A-6C depict memory arrays containing one, two, and three stacks
5 respectively that grow bi-directionally in accordance with the present invention;

Figure 7A depicts a flowchart illustrating a method of pushing data to a conventional prior art uni-directional stack;

Figure 7B depicts a flowchart illustrating an exemplary process for pushing data to a bi-directionally growing stack in accordance with the present invention;

10 Figure 8 depicts an example of head pointer position, base pointer position and direction flag after several pushes to a stack in accordance with the present invention;

Figure 9A depicts a flowchart illustrating an example of a method of popping data from a conventional prior art uni-directional stack;

15 Figure 9B depicts a flowchart of an exemplary method of removing data elements from a bi-directionally growing stack in accordance with the present invention; and

Figure 10 depicts a block diagram illustrating an exemplary method of removing elements from a bi-directional stack in accordance with the present invention.

20 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference now to Figure 5, a block diagram of a data processing system in which the present invention may be implemented is illustrated. Data processing system 500 employs a peripheral component interconnect (PCI) local bus architecture.

Although the depicted example employs a PCI bus, other bus architectures, such as

25 Micro Channel and ISA, may be used. Processor 502 and main memory 504 are connected to PCI local bus 506 through PCI bridge 508. PCI bridge 508 may also include an integrated memory controller and cache memory for processor 502.

Additional connections to PCI local bus 506 may be made through direct component

Docket No. AUS9-2000-0436-US1

interconnection or through add-in boards. In the depicted example, local area network (LAN) adapter 510, SCSI host bus adapter 512, and expansion bus interface 514 are connected to PCI local bus 506 by direct component connection. In contrast, audio adapter 516, graphics adapter 518, and audio/video adapter (A/V) 519 are connected to

5 PCI local bus 506 by add-in boards inserted into expansion slots. Expansion bus interface 514 provides a connection for a keyboard and mouse adapter 520, modem 522, and additional memory 524. In the depicted example, SCSI host bus adapter 512 provides a connection for hard disk drive 526, tape drive 528, CD-ROM drive 530, and digital video disc read only memory drive (DVD-ROM) 532. Typical PCI local bus

10 implementations will support three or four PCI expansion slots or add-in connectors.

An operating system runs on processor 502 and is used to coordinate and provide control of various components within data processing system 500 in Figure 5. The operating system may be a commercially available operating system, such as OS/2, which is available from International Business Machines Corporation. "OS/2" is a

15 trademark of International Business Machines Corporation. An object oriented programming system, such as Java, may run in conjunction with the operating system, providing calls to the operating system from Java programs or applications executing on data processing system 500. Instructions for the operating system, the object-oriented operating system, and applications or programs are located on a storage device, such as hard disk drive 526, and may be loaded into main memory 504 for execution by processor 502.

Those of ordinary skill in the art will appreciate that the hardware in Figure 5 may vary depending on the implementation. For example, other peripheral devices, such as optical disk drives and the like, may be used in addition to or in place of the hardware depicted in Figure 5. The depicted example is not meant to imply architectural limitations with respect to the present invention. For example, the processes of the present invention may be applied to multiprocessor data processing systems.

AUS9-2000-0436-US1

Docket No. AUS9-2000-0436-US1

With reference now to Figures 6A-6C, memory arrays containing one, two, and three stacks respectively that grow bi-directionally are depicted in accordance with the present invention. Memory array 600 may be implemented within a computer memory such as, for example, main memory 504 illustrated in Figure 5. As provided by the present invention, a stack or First In Last Out (FILO) data structure may grow in two directions at once. As used herein, stacks and FILOs are equivalent terms. By having the FILO data structure grow in two directions at once, a more efficient use of memory can be made for cases involving an odd number of stacks.

In Figure 6A, memory array 600 includes a single stack 602 that may grow in two directions 604 and 606. As depicted in Figure 6A, stack 602 has been located approximately in the center of memory array 600 such that additional stacks may be placed in between stack 602 and the edges 614 and 616 of memory array 600 as needed. As new elements are added to stack 602, the first element is added to, for example, the right 604, and then the second element is added to the next location on the left 606. The third element would then be added to the next location on the right 604 of stack 620 and so on. Stack 602 may then continue to grow bi-directionally (i.e. both in the right direction 604 and in the left direction 606) until the limits 614 and 616 of the memory array have been reached.

In Figure 6B, a second stack 612 has been added to memory array 600 such that the memory array 600 contains two stacks that grow in a bi-directional manner. The second stack 612, in the present example, is located approximately halfway between the stack 602 and the left edge 614 of memory array 600 such that additional stacks may be placed in between stack 602 and stack 612 and between stack 612 and the edge 614 of memory array 600 as needed. Elements are added to stack 612 in a similar fashion to that of stack 602.

In Figure 6C, a third stack 622 has been added to memory array 600. Stack 622 has been located approximately halfway between stack 602 and the left edge 616 of memory array 616 such that additional stacks may be inserted into memory array 600 as

Docket No. AUS9-2000-0436-US1

needed by a software application. Stack 622 grows bi-directionally in a similar fashion to stack 602. Stacks 602, 612, and 622 may continue to grow bi-directionally until each collides with another one of stacks 602, 612, and 622 or with an edge 614 and 616.

Assuming that each stack grows at the same rate, it can be seen from Figures 5 6A-6C that odd numbers of bi-directionally growing stacks, such as depicted in Figure 6A and Figure 6C, use memory more efficiently than in the uni-directionally growing stacks of the prior art as depicted, for example, in Figure 4. However, even numbers of bi-directionally growing stacks, such as depicted in Figure 6B, may use memory less efficiently than the uni-direction growing stacks of the prior art.

10 The bi-directionally growing stacks of the present invention modify two main functions used in the implementation of a standard prior art stack. These functions are the push and the pop functions. A push function is the process of writing the next element into the stack and the pop function is the process of extracting from the stack starting with the last element written into the stack.

15 For a multi-stack environment, several pieces of information about each stack should be recorded. One piece of information that should be recorded is the direction of stack growth. This determines whether a head pointer is incremented or decremented during a push or a pop operation. The head pointer indicates the location of the data most recently written into the stack (i.e. the last data in). A base pointer indicates the 20 extent of the stack within the memory array by indicating the memory location opposite the head thus providing the opposite bounds of the stack to the bounds provided by the head pointer. For a right growing stack, the head pointer is incremented for a push and decremented for a pop. For a left growing stack, this is reversed. The second and third pieces of information that should be recorded are the location of the stack's head and 25 base pointers. Depending on the implementation, there may be other information that should be recorded as well.

With reference now to Figure 7A, a flowchart illustrating a method of pushing data to a conventional prior art uni-directional stack is depicted in order to provide a

Docket No. AUS9-2000-0436-US1

point of contrast with the methods and data structures of the present invention. To begin, when a new data element is to be written to the stack, the head position is advanced depending on the state of the direction flag (step 702). For example, if the direction flag is to the right, then the head position is incremented. The new data 5 element is then placed in the location pointed to by the head pointer (step 704).

With reference now to Figure 7B, a flowchart illustrating an exemplary process for pushing data to a bi-directionally growing stack is depicted in accordance with the present invention. To begin, when a new data element is to be pushed to the stack, the head pointer position is advanced depending on the state of the direction pointer (step 10 710). For example, if the direction pointer is pointing to the right, then the head pointer position is incremented. However, if the direction pointer is pointing to the left, then the head pointer position is decremented. The new data element is then placed into the location indicated by the head pointer (step 712). The locations of the head pointer and base pointer are then swapped (step 714) and the direction flag is reversed (step 716).

With reference now to Figure 8, a block diagram providing an example of head 15 pointer position, base pointer position and direction flag after several pushes to a stack is depicted in accordance with the present invention. Memory array 800 may be implemented within a memory within a data processing system, such as, for example, main memory 504 depicted in Figure 5. In the initial stack configuration in memory 20 array 800, before any data elements have been pushed to the stack, the base pointer 852 and the head pointer 850 both point to initial memory array 800 location 802, which is approximately in the middle of memory array 800. The direction flag 854 indicates that stack growth is to the right.

When a new data element (i.e. data element 0) is pushed to the stack, the head 25 position is advanced one position to the right to location 804, the new element is placed into location 804, the head 852 and base 850 pointer positions are reversed, and the direction indicated by the direction flag 854 is reversed from right to left. Thus after one push to the stack, the head pointer 852 points to memory location 802, the base

Docket No. AUS9-2000-0436-US1

pointer 850 points to memory location 804, and the direction flag 854 indicates that growth is to the left.

When the second data element (i.e. data element 1) is pushed to the stack, the head pointer 852 position is advanced one position to the left (i.e. decremented) to memory location 806, the 1st data element is placed into memory location 806, the head 852 and base 850 pointer positions are reversed, and the direction indicated by the direction flag 854 is reversed from left to right. Thus, after two pushes, the head pointer 852 points to memory location 804, the base pointer 850 points to memory location 806, and the direction flag 854 indicates that growth is to the right.

When the third data element (i.e. data element 3) is pushed to the stack, the head pointer 852 position is once again advanced one position to the right (i.e. incremented) to memory location 810, the new data element is placed into memory location 810, the head 852 and base 850 pointer positions are reversed, and the direction of growth indicated by the direction flag 854 is reversed. Thus, after the third push, the head pointer 852 points to memory location 806, the base pointer 850 points to memory location 810, and the direction of growth indicated by the direction flag 854 is to the left.

When the fourth data element (i.e. data element 3) is pushed to the stack, the head pointer 852 position is advanced one position to the left (i.e. decremented) to memory location 812, the data element 3 is placed into memory location 812, the base 850 and head 852 pointers positions are reversed, and the direction of growth indicated by direction flag 854 is switched to right.

With reference now to Figure 9A, a flowchart illustrating an example of a method of popping data from a conventional prior art uni-directional stack is depicted in order to provide a point of contrast with the methods and data structures of the present invention. When the last data into a stack (FILO) is to be removed, the element from the location pointed to by the head pointer is removed (step 902). The position of the head pointer is retreated based on the state of the direction flag (step 904). For example,

Docket No. AUS9-2000-0436-US1

if the direction flag indicates growth to the right, then the head pointer is decremented.

With reference now to Figure 9B, a flowchart of an exemplary method of removing data elements from a bi-directionally growing stack is depicted in accordance with the present invention. When an software application requests to remove a data element from a stack, the head and base pointer positions are swapped (step 910) and the direction of growth indicated by the direction flag is reversed (step 912). The element in the location indicated by the head pointer is removed (step 914) and sent to the requesting application. Finally, the head pointer position is retreated one position based on the state of the direction flag (step 916).

With reference now to Figure 10, a block diagram illustrating an exemplary method of removing elements from a bi-directional stack is depicted in accordance with the present invention. Initially, before any elements have been removed (popped) from the stack in memory array 1000, the base pointer 1050 is pointing to element 3 in memory location 1002 in memory array 1000 and head pointer 1052 is pointing to element 2 in memory location 1008. Element 3 in memory location 1002 is the last element placed into the stack and will be the first element removed from the stack. The direction flag 1054 indicates that growth of the stack is to the right.

When an element is removed from the stack, the element most recently placed into the stack is the first element removed from the stack. Thus, in the present example, when an application requests to remove an element, the head pointer 1052 and the base pointer 1050 will be reversed since the head pointer initially is pointing to the memory location 1008 immediately preceding the memory location to which the next element would be placed, should the stack continue to grow, rather than pointing to the last element placed into the stack (element 3 in memory location 1002). The direction flag is then reversed to indicate growth to the left and element 3 in memory location 1002 is removed. The head pointer 1050 then retreats one memory position to the right since the direction flag indicates growth to the left. Thus, after 1 pop, the head pointer 1050 points to element 1 in memory location 1004, the base pointer 1052 points to element 2

Docket No. AUS9-2000-0436-US1

in memory location 1008, and the direction flag indicates that growth of the stack is to the left.

When the next element is removed from the stack in memory array 1000, the head pointer 1050 and the base pointer 1052 are again swapped and the direction flag 1054 is reversed to indicate growth to the right. Element 2 in memory location 1008 is then removed since this is where the head pointer 1052 now points. The head pointer 1052 then retreats one position to the left since the direction flag indicates growth to the right. Thus, after 2 pops, the head pointer 1052 points to element 0 in memory location 1006, the base pointer 1050 points to element 1 in memory location 1004, and the

direction flag 1054 indicates the direction of growth of the stack is to the right.

When the next element (element 1) is removed from the stack, the head pointer 1052 and the base pointer 1050 are again swapped such that the head pointer 1052 points to element 1 in memory location 1004 and the base pointer 1050 points to element 0 in memory location 1006. The direction of the direction flag 1054 is reversed such that the direction of growth indicated by the direction flag 1054 is to the left.

Element 1 in memory location 1004 is then removed from the stack and the head pointer 1052 retreats one memory location to the right such that it points to memory location 1010 (a memory location that is empty). Thus, after 3 pops, the head pointer 1052 points to memory location 1010, the base pointer 1050 points to memory location 1006, and the direction flag 1054 indicates that stack growth is to the left.

When the final element is removed from the stack, the base pointer 1050 and the head pointer 1052 are swapped such that the head pointer 1052 points to element 0 in memory location 1006 and the base pointer 1050 points to memory location 1010. The direction of the direction flag 1054 is reversed to indicate that the direction of stack growth is to the right. Element 0 in memory location 1006 is then removed and the head pointer 1052 retreats one memory position to the left such that it points to memory location 1010. Thus, after 4 pops, the base pointer 1050 and the head pointer 1052 both point to memory location 1010 (an empty memory location) since all data elements

Docket No. AUS9-2000-0436-US1

have been removed from the stack. Also, after 4 pops, the direction of the direction flag 1054 indicates that the direction of stack growth is to the right.

Although the present invention has been described primarily with reference to modifications necessary to change a uni-directionally growing dead element stack into a 5 bi-directionally growing dead element stack, ones skilled in the art will recognize that the present invention may be applied to create other types of bi-directionally growing stacks. For example, the present invention may be applied to create a bi-directionally growing used element stack rather than a dead element stack. In a used element stack, the memory location that both the head and base pointer point to prior to beginning the 10 stack is used to store an element. However, in a dead element (or empty element) stack, as described above, the memory location in which both the head pointer and base pointer originate before the stack begins, is not used to store an element. Other types of stacks may be modified as well to create bi-directionally growing stacks. Thus, the present invention is not limited to dead element stacks.

15 It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies equally regardless of the particular type of 20 signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media such a floppy disc, a hard disk drive, a RAM, and CD-ROMs and transmission-type media such as digital and analog communications links.

25 The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable

Docket No. AUS9-2000-0436-US1

others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

Docket No. AUS9-2000-0436-US1

CLAIMS:

What is claimed is:

1. A method for managing data elements in bi-directionally growable data structure, the method comprising:
 - responsive to an indication that a data element is to be placed into the data structure:
 - advancing a head pointer one memory location in a direction indicated by a state of a direction flag; and
 - placing a new data element into the memory location indicated by the head pointer.
 - The method as recited in claim 1, further comprising:
 - swapping the position of the head pointer and a base pointer; and
 - reversing the state of the direction flag to indicate growth in the opposite direction in preparation for receiving another data element.
 - The method as recited in claim 1, further comprising:
 - responsive to an indication that a data element is to be removed from the data structure:
 - swapping the head and the base pointers;
 - reversing the state of the direction flag; and
 - removing the data element from the memory location indicated by the head pointer.
 - The method as recited in claim 3, further comprising:
 - moving the head pointer by one memory location in a direction opposite a direction indicated by the state of the direction flag.

Docket No. AUS9-2000-0436-US1

5. The method as recited in claim 1, wherein the data structure is a first in last out data structure.

5 6. The method as recited in claim 1, wherein the data structure is a stack data structure.

7. A computer program product in a computer readable media for use in a data processing system for managing data elements in bi-directionally growable data structure, the computer program product comprising:

first instructions, responsive to an indication that a data element is to be placed into the data structure:

for advancing a head pointer one memory location in a direction indicated by a state of a direction flag; and

15 for placing a new data element into the memory location indicated by the head pointer.

8. The computer program product as recited in claim 7, further comprising:

second instructions for swapping the position of the head pointer and a base pointer; and

third instructions for reversing the state of the direction flag to indicate growth in the opposite direction in preparation for receiving another data element.

9. The computer program product as recited in claim 7, further comprising:

25 second instructions, responsive to an indication that a data element is to be removed from the data structure:

for swapping the head and the base pointers;

for reversing the state of the direction flag; and

Docket No. AUS9-2000-0436-US1

for removing the data element from the memory location indicated by the head pointer.

10. The computer program product as recited in claim 9, further comprising:
5 third instructions for moving the head pointer by one memory location in a direction opposite a direction indicated by the state of the direction flag.

11. The computer program product as recited in claim 7, wherein the data structure is a first in last out data structure.

10
12. The computer program product as recited in claim 7, wherein the data structure is a stack data structure.

15
13. A system for managing data elements in bi-directionally growable data structure, the system comprising:
first means, responsive to an indication that a data element is to be placed into the data structure:

for advancing a head pointer one memory location in a direction indicated by a state of a direction flag; and

20
for placing a new data element into the memory location indicated by the head pointer.

14. The system as recited in claim 13, further comprising:
second means for swapping the position of the head pointer and a base pointer;
25 and
third means for reversing the state of the direction flag to indicate growth in the opposite direction in preparation for receiving another data element.

Docket No. AUS9-2000-0436-US1

15. The system as recited in claim 13, further comprising:
second means, responsive to an indication that a data element is to be removed
from the data structure:
for swapping the head and the base pointers;
5 for reversing the state of the direction flag; and
for removing the data element from the memory location indicated by
the head pointer.

16. The system as recited in claim 15, further comprising:
10 third means for moving the head pointer by one memory location in a direction
opposite a direction indicated by the state of the direction flag.

17. The system as recited in claim 13, wherein the data structure is a first in last out
data structure.

15
18. The system as recited in claim 13, wherein the data structure is a stack data
structure.

19. A data processing system, comprising:
20 a processor; and
a memory; wherein
the memory comprises a bi-directionally growing stack.

20. The data processing system as recited in claim 19, wherein the bi-directionally
25 growing stack comprises a dead element stack.

21. The data processing system as recited in claim 19, wherein the bi-directionally
growing stack comprises a used element stack.

Docket No. AUS9-2000-0436-US1

22. A memory system, comprising:

a linear memory array; and

a stack stored in said linear memory array;

5 wherein as elements are added to the stack, each of the added elements is placed into a next empty memory location at an opposite end of the stack from the end of the stack that a previously added element was placed.

23. The memory system as recited in claim 22, wherein the stack is a dead element

10 stack.

24. The memory system as recited in claim 22, wherein the stack is a used element stack.

15 25. The memory system as recited in claim 22, wherein as elements are removed from the stack, a next element removed is removed from a memory location at an opposite end of the stack from a location of a previously removed element.

Docket No. AUS9-2000-0436-US1

ABSTRACT OF THE DISCLOSURE

5 BI-DIRECTIONAL STACK IN A LINEAR MEMORY ARRAY

A method, system, and apparatus for placing and removing data elements into a bi-directionally growing first in last out data structure is provided. In one embodiment, in response to a request to place a data element into the data structure, a head pointer is advanced one memory location in a direction indicated by a state of a direction flag.

10 The new data element is placed into the memory location indicated by the head pointer. The position of the head pointer and the base pointer are swapped in preparation for receiving a new data element and the state of the direction flag is reversed to indicate growth of the data structure in the opposite direction. In response to a request to

15 remove a data element from the data structure, the head and base pointers are swapped and the state of the direction flag is reversed. The element indicated by the location pointed to by the head pointer is removed and the head pointer retreats one memory location position in a direction opposite the direction indicated by the direction flag.

20




Figure 1A




Figure 1B




Figure 2A




Figure 2B

AUS9-2000-0436-US1




Figure 3




Figure 4






Figure 5

AUS9-2000-0436-US1




One Bi-Directional Stack

Figure 6A



Two Bi-Directional Stacks

Figure 6B



Three Bi-Directional Stacks

Figure 6C

AUS9-2000-0436-US1




Figure 7A

(Prior Art)




Figure 7B

AUS9-2000-0436-US1




Figure 8




Figure 9A

(Prior Art)




Figure 9B

AUS9-2000-0436-US1




Figure 10

AUS9-2000-0436-US1

DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

BI-DIRECTIONAL STACK IN A LINEAR MEMORY ARRAY

the specification of which (check one)

X is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Priority Claimed

(Number) (Country) (Day/Month/Year) Yes No

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial #) (Filing Date) (Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; James H. Barksdale, Jr., Reg. No. 24,091; Casimer K. Salys, Reg. No. 28,900; Robert M. Carwell, Reg. No. 28,499; Douglas H. Lefeve, Reg. No. 26,193; Jeffrey S. LaBaw, Reg. No. 31,633; David A. Mims, Jr., Reg. 32,708; Volel Emile, Reg. No. 39,969; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Duke W. Yee, Reg. No. 34,285; Colin P. Cahoon, Reg. No. 38,836; and Stephen R. Loe, Reg. No. 43,757, Stephen J. Walder, Reg. No. 41,534.

Send correspondence to: Duke W. Yee, Carstens, Yee & Cahoon, LLP, P.O. Box 802334, Dallas, Texas 75380 and direct all telephone calls to Duke W. Yee, (972) 367-2001

FULL NAME OF SOLE OR FIRST INVENTOR: STEVEN ROBERT FARAGO

INVENTORS SIGNATURE: *Steven Farago* DATE: 9/13/2000

RESIDENCE: 1801 WELLS BRANCH PARKWAY, #1115
AUSTIN, TEXAS 78728

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE

FULL NAME OF SECOND INVENTOR: ROBERT JAMES RAMIREZ

INVENTORS SIGNATURE: _____ DATE: _____

RESIDENCE: 4180 N. Marine Drive, #905
Chicago, Illinois 60613

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE

DOCKET NUMBER: AUS9-2000-0436-US1

FULL NAME OF THIRD INVENTOR: KENNETH LEE WRIGHT

INVENTORS SIGNATURE: Kenneth Lee Wright DATE: 9/13/2008

RESIDENCE: 12703 RED DEER PASS
AUSTIN, TEXAS 78729

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE

DOCKET NUMBER: AUS9-2000-0436-US1

DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

BI-DIRECTIONAL STACK IN A LINEAR MEMORY ARRAY

the specification of which (check one)

 is attached hereto. was filed on _____
as Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):	Priority Claimed		
(Number)	(Country)	(Day/Month/Year)	Yes <input type="checkbox"/> No <input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial #)	(Filing Date)	(Status)
------------------------	---------------	----------

DOCKET NUMBER: AUS9-2000-0436-US1

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; James H. Barksdale, Jr., Reg. No. 24,091; Casimer K. Salys, Reg. No. 28,900; Robert M. Carwell, Reg. No. 28,499; Douglas H. Lofeve, Reg. No. 26,193; Jeffrey S. LaBaw, Reg. No. 31,633; David A. Mims, Jr., Reg. 32,708; Volei Emile, Reg. No. 39,969; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Duke W. Yee, Reg. No. 34,285; Colin P. Cahoon, Reg. No. 38,836; and Stephen R. Loe, Reg. No. 43,757, Stephen J. Walder, Reg. No. 41,534.

Send correspondence to: Duke W. Yee, Carstens, Yee & Cahoon, LLP, P.O. Box 802334, Dallas, Texas 75380 and direct all telephone calls to Duke W. Yee, (972) 367-2001

FULL NAME OF SOLE OR FIRST INVENTOR: STEVEN ROBERT FARAGO

INVENTORS SIGNATURE: _____ DATE: _____

RESIDENCE: 1801 WELLS BRANCH PARKWAY #1115
AUSTIN, TEXAS 78728

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE

FULL NAME OF SECOND INVENTOR: ROBERT JAMES RAMIREZ

INVENTORS SIGNATURE: Robert J. Ramirez DATE: 21 September, 2000

RESIDENCE: 4180 N. Marine Drive, #905
Chicago, Illinois 60613

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE

SEP 21 2000 11:51 FR IBM AUSTIN IPLAW

512 823 1036 TO 72612069

P.07/15

DOCKET NUMBER: AUS9-2000-0436-US1

FULL NAME OF THIRD INVENTOR: KENNETH LEE WRIGHT

INVENTORS SIGNATURE: _____ DATE: _____

RESIDENCE: 12703 RED DEER PASS
AUSTIN, TEXAS 78729

CITIZENSHIP: UNITED STATES

POST OFFICE ADDRESS: SAME AS ABOVE